Logic analyzer for on-chip analysis of digital systems implemented in FPGA
Real-time software development using VHDL language for maintenance and innovation ...
Implementation of a digital integrated circuits tester based on FPGA
Grant number: | 16/50150-7 |
Support Opportunities: | Research Grants - Innovative Research in Small Business - PIPE |
Field of knowledge: | Engineering - Electrical Engineering - Telecommunications |
Agreement: | FINEP - PIPE/PAPPE Grant |
Principal Investigator: | Roney Ferreira Marzullo |
Grantee: | Roney Ferreira Marzullo |
Company: | Akaer Engenharia Ltda |
City: | São José dos Campos |
Abstract
This project concerns the development of an image compressor radiation tolerant, with several technological innovations, for a data processing digital electronics (SPE) of imaging instruments for remote sensing, targeting a decrease: of mass, of power consumption, the volume of data stored and consequently a reduction of the transmission bandwidth. The main innovations of this project are image data compression; resources for error mitigation caused by the space radiation; employment System on Chip (SoC) using FPGA and COTS components. These innovations will: reduce the production cost; reduce the power consumption; reduce its size and weight; have a great versatility and upgradeability; having a quality level of class 3 (ESA/ECSS) and being ITAR FREE. Due to the increase of resolutions: space, radiometric and spectral, and increase of the range imaging width of new generations of imaging instruments for remote sensing, an SPE with employment SoC and data compression is mandatory to meet performance requirements and low power consumption. (AU)
Articles published in Agência FAPESP Newsletter about the research grant: |
More itemsLess items |
TITULO |
Articles published in other media outlets ( ): |
More itemsLess items |
VEICULO: TITULO (DATA) |
VEICULO: TITULO (DATA) |