Advanced search
Start date
Betweenand

Energy consumption analysis in STMs and a multicore simulation platform with hybrid abstraction

Grant number: 09/04707-6
Support Opportunities:Scholarships in Brazil - Master
Start date: August 01, 2009
End date: August 31, 2010
Field of knowledge:Physical Sciences and Mathematics - Computer Science - Computer Systems
Principal Investigator:Sandro Rigo
Grantee:João Batista Correa Gomes Moreira
Host Institution: Instituto de Computação (IC). Universidade Estadual de Campinas (UNICAMP). Campinas , SP, Brazil

Abstract

The new multicore processor architectures bring new difficulties to software development. Amongst these difficulties is the need of execution flow synchronization to assure correct shared memory accesses. This synchronization usually is done using locks or mutexes, but both structures are inefficient and hard to use. Transactional memories are an alternative for synchronizing a parallel software, providing a simple abstraction and assuring data consistency.Low energy consumption is a very desirable characteristic in computing systems, since it allows embedded systems to work for longer time and makes cooling easier in bigger computers. This work investigates the problem related to the energy consumption in the application of software transactional memory systems. After understanding the influence of these systems on the energy consumption, it will be possible develop a transaction memory model optimized for low power consumption. (AU)

News published in Agência FAPESP Newsletter about the scholarship:
More itemsLess items
Articles published in other media outlets ( ):
More itemsLess items
VEICULO: TITULO (DATA)
VEICULO: TITULO (DATA)

Scientific publications
(References retrieved automatically from Web of Science and SciELO through information on FAPESP grants and their corresponding numbers as mentioned in the publications by the authors)
MOREIRA, JOAO; KLEIN, FELIPE; BALDASSIN, ALEXANDRO; CENTODUCATTE, PAULO; AZEVEDO, RODOLFO; RIGO, SANDRO; IEEE. Using Multiple Abstraction Levels to Speedup an MPSoC Virtual Platform Simulator. 2011 22ND IEEE INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP), v. N/A, p. 7-pg., . (09/04707-6, 09/08239-7, 09/14681-4)
Academic Publications
(References retrieved automatically from State of São Paulo Research Institutions)
MOREIRA, João Batista Correa Gomes. Power consumption analysis of STMs and a hybrid abstraction simulation platform. 2010. Master's Dissertation - Universidade Estadual de Campinas (UNICAMP). Instituto de Computação Campinas, SP.