Adding native support for task scheduling to a RISC-V multi-core processor
A tool for modeling and simulation of approximate computing in hardware
Virtual reconfigurable architecture for image processing in real time
Algorithms and hardware support for efficient virtual machines
Developing an ArchC behavioral model for the AVR32 instruction set architecture
Optimization techniques for instruction issue targeting processor energy efficiency