Advanced search
Start date
Betweenand

Jefferson Daniel de Barros Soldera

CV Lattes  Google Scholar Citations


Universidade Estadual Paulista (UNESP). Campus de Ilha Solteira. Faculdade de Engenharia (FEIS)  (Institutional affiliation from the last research proposal)
Birthplace: Brazil

Analog-Mixed signal IC Design Engineer with M.Sc.in Electrical Engineering (2001) having nineteen years of experience in Microelectronics. Contributed to development of IPs at Freescale Semiconductors (microcontrolers 8/16/32 bits) (2001-2007) and with the development of application-specific integrated circuits (ASIC) at LSITEC, Design House do Laboratório de Sistemas Integráveis Tecnológico (2007 - 2016). Also, have worked with the development of ASICs at Instituto de Pesquisas Eldorado. (Source: Lattes Curriculum)

News published in Agência FAPESP Newsletter about the researcher
More itemsLess items
Articles published in other media outlets ( ):
More itemsLess items
VEICULO: TITULO (DATA)
VEICULO: TITULO (DATA)
Virtual Library in numbers * Updated data on August 09, 2025
Total / Available in English
1 / 0   Completed scholarships in Brazil

Associated processes
Most frequent collaborators in research granted by FAPESP
Please report errors on the page using this form.