Abstract
The (DDFG) Dynamic Dataflow Model plus a partial reconfigurable hardware is a project to explore the parallelism in many applications, yielding a greater relation for the nature of the dataflow process and the partial reconfigurable model. This project has provided a proof-of-concepts for different parts of the system. Specifically, on this project, we intend to generate a proof-of-concep…