Gabriel Pedro Paião

CV Lattes ORCID

Universidade Estadual de Campinas (UNICAMP). Faculdade de Tecnologia (FT) (Institutional affiliation from the last research proposal)
Birthplace: Brazil

Gabriel Pedro Paião in research grants and scholarships supported by FAPESP.

News published in Agência FAPESP Newsletter about the researcher

More items Less items

TITULO

Articles published in other media outlets ( ):

More items Less items

VEICULO: TITULO (DATA)

Scholarships in Brazil

Completed (most recent)

Abstract
This research project aims at the study and development of an FPGA-based hardware accelerator for the Radio Access Network structure (RAN) of 5G that uses the Open Computing Language (OpenCL) programming language and a pre-coding technique of the Universal Filtered Multi-Carrier (UFMC) signal.The UFMC transmission and reception system will carry out the procedures of mapping, pre-coding, …
FPGA-BASED HARDWARE ACCELERATOR FOR 5G NETWORK STRUCTURE USING UFMC SIGNAL PRE-CODING TECHNIQUE WITH OPENCL PROGRAMMING LANGUAGE, BP.IC

Virtual Library in numbers * Updated data on August 23, 2025

Total / Available in English

1 / 1	Completed scholarships in Brazil

Associated processes

Most frequent collaborators in research granted by FAPESP

Rangel Arthur

Keywords used by the researcher

Electrical Engineering Engineering

Please report errors on the page using this form.

Short URL

Abstract