Hybrid Network-on-chips (hoc) for safe integrated electronic systems
Adding native support for task scheduling to a RISC-V multi-core processor
Dynamic partitioning strategies for automatic parallelization of code on Manycore ...
Optimization techniques for instruction issue targeting processor energy efficiency
Machine learning to predict performance and running time of heterogeneous applicat...