Abstract
The rapid diversification of hardware architectures-from traditional CPUs to emerging accelerators like SmartNICs (Smart Network Interface Cards), RISC-V, and neuromorphic chips (e.g. Intel Loihi 2)-presents both opportunities and challenges for next-generation programmable infrastructures. While these architectures promise specialized efficiency, their siloed adoption limits scalability …