Abstract
A new era of processors is being led by RISC-V, an open standard architecture free of royalties, which allows the development of more flexible and less costly implementations. This scenario raises the present project, which aims to propose a superscalar RISC-V processor with dual-issue static scheduling for execution on FPGA devices, specified in Verilog HDL. The starting point of the wor…