Abstract
This work proposes an architecture model that enables the parallel execution of loop iterations in multicore architectures, using DOPIPE based compilation techniques (e.g. DSWP). The proposed architecture supports runtime detection of sequential consistency violations, across parallel loop iterations, while allowing for light- weight commit and squash operations. This is achieved by addin…