Adding native support for task scheduling to a RISC-V multi-core processor
Using hardware transactional support to accelerate software transactional memory s...
Framework for studies of stream application mappings in many-core architectures
Redundant Computation Elimination in Traces of Multicores using Value Prediction
Generation of graphical interfaces for parallel real time applications based on so...