Advanced search
Start date
Betweenand


Development of a FPGA-Based Control System for Modular Multilevel Converter Applications

Full text
Author(s):
Show less -
Koleff, Lucas ; Conde, Manoel ; Hayashi, Pedro ; Sacco, Francesco ; Enomoto, Kelly ; Pellini, Eduardo ; Komatsu, Wilson ; Matakas Jr, Lourenco ; Batschauer, AL ; Filho, AJS ; Rech, C ; Brandao, DI ; Martins, DC ; Tedeschi, E ; Santos, EC ; Marafao, FP ; Antunes, FLM ; Goncalves, FAS ; Neves, FAD ; Braga, HAC ; Pinto, JOP ; Duarte, J ; Matakas, L ; Barreto, LHSC ; Heldwein, ML ; Correa, MBD ; Mattavelli, P ; Barbosa, PG ; Magalhaes, RD ; Machado, RQ ; Madawala, U
Total Authors: 31
Document type: Journal article
Source: 2019 IEEE 15TH BRAZILIAN POWER ELECTRONICS CONFERENCE AND 5TH IEEE SOUTHERN POWER ELECTRONICS CONFERENCE (COBEP/SPEC); v. N/A, p. 6-pg., 2019-01-01.
Abstract

Modular Multilevel Converters (MMCs) are convenient solutions for a variety of mid/high power energy conversion systems found in renewable energy plants, DC transmission networks and others. Nevertheless, such convenience, as the number of power modules grows, brings along an increased complexity in the hardware and control strategies used. The utilization of Field Programmable Gate Arrays (FPGAs), offering higher Input/Output availability, complex circuitry synthetization and parallel processing capabilities becomes a suitable alternative to Digital Signal Processor (DSP) based control circuits. This article explores the implementation of a system that integrates DSPs and FPGAs benefiting from their properties to come up with a flexible and scalable solution to control an MMC used for academic research purposes. (AU)

FAPESP's process: 16/16542-5 - Modeling and development of control strategies for harmonics and reactive power compensation using voltage source inverter with LC coupling
Grantee:Lucas Monogios Koleff
Support Opportunities: Scholarships in Brazil - Doctorate (Direct)
FAPESP's process: 16/01930-0 - Design and hardware platform building for the research of MMC (modular multilevel converter) systems
Grantee:Lourenço Matakas Junior
Support Opportunities: Regular Research Grants