Algorithms and hardware support for efficient virtual machines
Developing an ArchC behavioral model for the AVR32 instruction set architecture
An LLVM based back end compiler for accelerating applications on FPGAs
Novel code analysis to identify constructs suitable for hardware primitives
Loop Parallelization using Cloud MapReduce for Scientific Workloads