Developing an ArchC behavioral model for the AVR32 instruction set architecture
An LLVM based back end compiler for accelerating applications on FPGAs
Applying speculative parallelism and feedback-directed optimization to improve per...
Memory allocation and balancing techniques for NUMA machines
Combining data and computation transformations for Fine-grain reconfigurable archi...