System for automatic hardware generation in FPGAs by Cartesian Genetic Programming
Virtual reconfigurable architecture for image processing in real time
Hardware implementation of genetic algorithms for automatic construction of image ...
Reconfigurable pipeline architecture by Genetic Programming for digital image proc...
Genetic algorithms designed for FPGAs applied to real-time estimation in electrica...
Proposal of a tool for hardware/software architecture co-design developed at syste...