CV Lattes
Centro Universitário FEI (UNIFEI). Campus de São Bernardo do Campo (Institutional affiliation from the last research proposal) Birthplace: Brazil
He has bachelor's degree in Electrical Engineering at Centro Universitário FEI (2012), Master's degree in Electrical Engineering at Centro Universitário FEI (2015) and PhD degree in Electrical Engineering at Centro Universitário FEI (2018). He has experience in Electrical Engineering with emphasis on Materials and Semiconductor Devices, especially in the area of electrical characterization of SOI technology focused in the following subjects: graded-channel transistors, symmetric and asymmetric self-casdode structures, low-frequency noise and analog circuits. (Source: Lattes Curriculum)
| News published in Agência FAPESP Newsletter about the researcher |
| More itemsLess items |
| TITULO |
| Articles published in other media outlets ( ): |
| More itemsLess items |
| VEICULO: TITULO (DATA) |
| VEICULO: TITULO (DATA) |
The Silicon-On-Insulator technology (SOI) has become a real alternative for the Complementary Metal-Oxide-Semiconductor technology (CMOS) implementation to conventional integrated circuits in a very large scale integration in both analog and digital applications. The SOI transistors have a series of advantages over the conventional MOS technology. However, these devices have reduced break…
Silicon-On-Insulator technology constitutes an important alternative to sustain the continuous downscaling of standard CMOS technology. Nowadays, several studies can be found in the literature, regarding the operation of digital circuits with SOI transistors. However, few works report the potential of this technology for high performance analog circuits and devices. Despite of these advan…
| 2 / 2 | Completed scholarships in Brazil |
| Associated processes | |