Analysis of the substrate bias effect on the interface trapped charges in junctionless nanowire transistors through low-frequency noise characterization

Full text
Author(s):	Doria, Rodrigo Trevisoli ; Trevisoli, Renan ; de Souza, Michelly ; Barraud, Sylvain ; Vinet, Maud ; Faynot, Olivier ; Pavanello, Marcelo Antonio Total Authors: 7
Document type:	Journal article
Source:	MICROELECTRONIC ENGINEERING; v. 178, p. 4-pg., 2017-06-25.
Abstract
This work presents, for the first time, an experimental analysis of the low-frequency noise and the effective trap density dependence of junctionless nanowire transistors (JNTs) on the substrate bias. The study has been performed for devices with different channel lengths and doping concentrations biased close to the threshold and deep in linear regime. It has been shown that the surface potential of JNTs is strongly influenced by the substrate bias even above threshold. Thus, the drain current noise spectral density and the effective trap density can be improved or degraded depending on the bias applied to the substrate of the devices. Additionally, it is shown that, the variation on the substrate bias enables the evaluation of traps with different activation energy ranges, which is more evident in heavier doped devices due to the higher threshold voltage sensitivity to the substrate bias. (C) 2017 Elsevier B.V. All rights reserved. (AU)

FAPESP's process:	14/18041-8 - Electrical characterization and modeling of advanced electronic devices
Grantee:	Renan Trevisoli Doria
Support Opportunities:	Scholarships in Brazil - Post-Doctoral